Europe Arbeitnow ·
full-timeSenior HW Engineer – Signal And Power Integrity
Lumai · Oxford HQ
The Opportunity Every board Lumai builds has to run multi-gigabit links and feed high-current ASIC and FPGA rails. Getting those right before the board is fabricated is the difference between a working system and a respin cycle. This role owns the modelling, the stackups, the materials and the design rules that make it work, and has a direct say in the decisions that prevent the respin. The Role You will own signal and power integrity across our boards and packages. That means pre-layout channel studies that set routing topologies, stackups, materials and constraints; post-layout analysis of critical channels, including insertion and return loss, crosstalk, and eye and COM analysis with IBIS-AMI models; optimisation of vias, breakouts, connector launches and the transitions into our optical engines; and PDN impedance targets, decoupling strategies and DC drop analysis for high-current rails. What is genuinely hard is that the channels cross boundaries - chip, package, interposer, board and optical engine - and a model is only as good as its weakest corner. You will spend as much time at the bench as in the tool, correlating what you predicted against what the hardware does, and feeding that back into design rules. By month six, you will have signed off the critical channels on at least one board, built the model libraries and design guidelines the team reuses, and be the person whose analysis decides when a layout is ready to release. What You'll Do Run pre-layout channel studies to set routing topologies, stackups, materials and design constraints for high-speed interfaces. Carry out post-layout SI analysis of critical channels: insertion and return loss, crosstalk, and eye and COM analysis using IBIS-AMI models. Design and optimise vias, breakouts, connector launches, and the transitions into optical engines and co-packaged components. Set PDN impedance targets, design decoupling strategies, and run DC drop and AC PDN analysis for high-current ASIC and FPGA rails. Support package, interposer and board co-simulation with the ASIC team to keep channel and power integrity sound end to end. Correlate simulation with lab measurements using TDRs, VNAs and oscilloscopes, and feed the results back into models and design rules. Evaluate and characterise PCB materials, connectors and cable assemblies with suppliers and fabricators. Build up our SI/PI methodology, model libraries and design guidelines so they can be reused across projects. What We're Looking For Must-have A degree in electronic engineering, physics or a related discipline, plus proven SI/PI experience on high-speed PCB and/or package designs. Proficiency with at least one major EM and circuit simulation suite, such as Ansys HFSS/SIwave, Keysight ADS or Cadence Sigrity/Clarity. Strong understanding of transmission line theory, S-parameters, crosstalk, loss mechanisms and channel compliance metrics such as eye diagrams and COM. Experience with IBIS and IBIS-AMI models for SerDes and memory interface simulation. Solid knowledge of PDN design, including impedance targeting, decoupling optimisation and DC IR drop analysis. Strong preference for Hands-on measurement with VNAs, TDRs and high-speed oscilloscopes, and the ability to correlate measurements with simulation. 56G/112G PAM4 channels, or PCIe Gen5/6 compliance. Package and interposer co-simulation, including chip-package-board analysis. Low-loss PCB materials and fabrication tolerances and their effect on high-speed performance. Scripting (Python, MATLAB) to automate simulation and post-processing. About Lumai Lumai is the optical compute company building the next generation of AI infrastructure. Spun out of optics research at the University of Oxford in 2021, we compute with light instead of electrons. Our 3D optical technology carries out the matrix multiplications at the heart of AI inside beams of light travelling through free space, which lets it go beyond the limits of both silicon GPUs and integrated photonics. In April 2026 we launched Iris Nova, the world's first optical computing system to run billion-parameter large language models in real time, using up to 90% less energy than conventional GPU-based systems. Iris Nova, the first server in the family, is now available for evaluation by hyperscalers, neoclouds, enterprises and research institutions. Aura and Tetra will follow. Our work won the Falling Walls Award for Science Breakthrough of the Year 2025 and 'Best Overall Technology' at the OCP Future Technologies Symposium. We are headquartered in Oxford. Why Lumai You'll work on a new kind of computer. Optical computing for AI has been promised for decades. We have a working system running real models, and the hard part left is taking it to volume. Your work ships. We are moving from first product to volume production, so what you build this year goes into the servers our customers run. You'll work across disciplines. Optical engineers, machine learning researchers, and hardware and so
| Role | Senior HW Engineer – Signal And Power Integrity |
|---|---|
| Company | Lumai |
| Location | Oxford HQ |
| Type | full-time |
| Compensation | Not disclosed |
| Deadline | Rolling |
Typical process for this type of role
A general guide — the exact steps for this specific listing may vary; check the original posting for details.
- 1ApplicationSubmit your resume through the apply link.
- 2ScreeningRecruiter reviews your background against the role.
- 3AssessmentA technical test, assignment, or coding round, depending on the role.
- 4Interview(s)One or more rounds with the hiring team.
- 5OfferOffer letter with compensation and start date.
Before you apply
0/4More at Lumai
Other jobs at Lumai
- Senior HW Engineer – PCB Analog Design · Oxford HQ
Explore Related Placements
// similar opportunities
You might also like
Senior HW Engineer – PCB Analog Design
Lumai
The Opportunity At the centre of an optical computer sits a set of circuits that have to read, drive and hold steady some very small, very fast signals: photode...
Senior Integrity Engineer
Intero Integrity Services
Senior Integrity Engineer Europe | Remote (hybrid near an Intero office) | 32-40 hours An inspection shows a client what is wrong. You show them what to do abou...
Senior Integrity Pipeline Engineer
Cenosco
About Us Cenosco is a fast-growing SaaS company building industry-leading Asset Integrity Management software for the Oil & Gas, Chemicals, and Energy sectors. ...
Senior Integration Engineer
Baringa
About Baringa Baringa is a global consulting firm that partners with leaders to drive change and create value. With deep industry expertise, and enabled by adva...
Senior Analytics Engineer
Mercury
In 1989, Tim Berners-Lee wrote a proposal for CERN. CERN lost knowledge when people left, because its information was in many systems that did not connect. His ...
Senior Engineer, Integration & Test
Andurilindustries
Anduril Industries is a defense technology company with a mission to transform U.S. and allied military capabilities with advanced technology. By bringing the e...